Abstract-Capacitor-couple technique used to lower snapbacktrigger voltage and to ensure uniform ESD current distribution in deep-submicron CMOS on-chip ESD protection circuit is proposed. The coupling capacitor is realized by a poly layer right under the wire-bonding metal pad without increasing extra layout area to the pad. A timing-original design model has been derived to calculate the capacitor-couple efficiency of this proposed ESD protection circuit. Using this capacitor-couple ESD protection circuit, the thinner gate oxide of CMOS devices in deep-submicron low-voltage CMOS ASIC can be effectively protected.
I. INTRODUCTION S CMOS technology is scaled down into deep-submicron
A regime, the advanced processes, such as thinner gate oxide, shorter channel length, shallower source/drain junction, LDD structure, and silicided diffusion, much degrade ESD robustness of CMOS IC's [1]- [2] . To achieve the required ESD robustness, the protection devices in submicron CMOS ESD protection circuits are often designed with much larger dimensions than those in traditional long-channel CMOS technologies. But from the practical viewpoint of high-integration applications, the pin counts of CMOS VLSI/ULSI are often more than 200. In such high-pin-count CMOS IC, especially in the pad-limited ASIC design, layout area available for each pad with input ESD protection circuit or output buffer including latchup guard rings is seriously limited. Hence, an ESD protection circuit of high ESD robustness with smaller layout area becomes more difficult to be designed in deepsubmicron CMOS technology.
Recently, there are three approaches to improve ESD robustness of submicron CMOS IC's. One is in process level to add an extra mask of "ESD implant" into the process flow to make a stronger structure for inputloutput devices [3] - [4] . But, the cost of chip fabrication is increased. Another approach is in device level to use low-voltage-trigger lateral SCR (LVTSCR) devices to protect submicron CMOS IC's [5] - [7] . Lateral SCR device can perform very high ESD robustness, but the turn-on mechanism is difficult to simulate and needs more experience to control it [8] . The third approach is in circuit level to adopt "gate-couple'' technique to achieve uniform power distribution among the multiple fingers of output NMOS device with large Manuscript received September 5, 1995 . This work was supported by Winbond Electronics Corp., Taiwan.
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dimension [9]-[ 111.
A "GCNMOS (gate-coupled NMOS)" structure [9]-[ 101, in which an N-type field-oxide device was used to couple ESD-transient voltage to the gate of output NMOS, was reported to uniformly turn on the multiple fingers of large-dimension output NMOS during ESD transition. In [1 11, an extra thin-oxide NMOS was used as a capacitor to enhance gate-couple effect, where its drain and source were both connected to the gate of ESD-discharging NMOS but its gate was connected to the pad. Coupled voltage on the gate of ESD-discharging NMOS was sustained by a 10 KR N-well resistor. Although these reports [9] -[ 111 can improve ESD reliability, they need other auxiliary devices (such as fieldoxide device, thin-oxide NMOS, or N-well resistor) to perform the gate-couple function. These auxiliary devices occupy extra layout area to the pad. This somewhat limits their applications in the high-pin-count CMOS ASIC without increasing total layout area of the chip. Besides, since ESD voltages may have positive or negative polarities to both Voo and V~S (ground), there are four ESDstress conditions at each input (or output) pin as shown in ND Mode: ESD stress on a pin with negative voltage polarity to VDD pin when Vss(CND) pin and other inputloutput pins are floating. These ESD voltages could damage both NMOS and PMOS devices in the input stage or output buffer of CMOS IC's. In [9] -[l l], GCNMOS device is only arranged between the pad and Vss(GND). There is no ESD protection element arranged between the pad and VDD. In the ND-mode or PD-mode ESD stress, the internal circuits are dangerous to ESD damage. Fig. 2 shows a schematic diagram to explain the unexpected discharging paths in the internal part of a CMOS IC under the ND-mode ESD-stress condition, in which it only has an input-to-Vss ESD protection circuit at the input pad. The ND-mode ESD voltage between input pad and VDD pad is first transferred to the Vss power line through the input-to-Vss ESD protection circuit. This causes voltage stress between VSS and VDD power lines. Due to the parasitic resistance and capacitance along VSS /VDD power lines in CMOS IC's as well as the voltage drops on the input-to-Vss and VDD-to-Vss ESD protection elements, such nondirect ESD discharging path had been reported to cause some unexpected ESD damages on internal circuits beyond ESD protection circuits [12]- [16] . Thus, an ESD protection circuit for advanced submicron CMOS IC's should perform effective aind direct ESD discharging path from input and output pads to both VSS and VDD power lines. This is especially necessary for deep-submicron CMOS ASIC with larger chip size and longer vDD/vsS power lines which often surround the whole chip.
Moreover, in deep-submicron CMOS technology, the thickness of gate oxide had been scaled down to be thinner [2] . This much thinner gate oxide is more sensitive to ESD stress. For In this paper, a capacitor-couple ESD protection scheme is proposed to overcome above issues. Not only to ensure uniform ESD current distribution but also to lower snapbacktrigger voltage of NMOS and PMOS devices, this proposed capacitor-couple ESD protection circuit can perform effective ESD protection for deep-submicron low-voltage CMOS ASIC with thinner gate oxide. This work has been successfully verified in a 0.5 pm 3 V CMOS technology with thinner gate oxide of 90 A [20] . in MOS device [19] . The ESD robustness of MOS device is increased as its snapback voltage is decreased. Snapback voltage depends on device parameters such as junction profile, channel length, and gate bias. To find general application for on-chip ESD protection without modifying the CMOS process, the effort in this section is focused to find the dependence of gate bias on the snapback-trigger voltage of short-channel CMOS devices.
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The curves shown in Fig, 4 (a) are I-V characteristics of drain snapback breakdown of NMOS device with channel length of 0.8 pm under various positive gate biases. As there is positive voltage on its gate, NMOS device is turned on to conduct current from drain to source. If drain voltage is still increased, NMOS will finally enter into its snapback region. In Fig. 4(a Fig. 4(b) , where the snapback-trigger voltage can be lowered from 13 V to about 8.5 V. A short-channel PMOS also has similar I-V characteristics to those of NMOS due to lateral p-n-p bipolar action. This gate-biased effect on short-channel NMOS and PMOS devices lights us a way to more effectively protect the thinner gate oxide of deep-submicron low-voltage CMOS IC's even without ESD-implant process. The holding voltage of snapback region in short-channel NMOS and PMOS devices due to lateral bipolar action is much lower than its drain snapback-breakdown voltage (under 0-V gate bias). If suitable ESD-transient voltage is coupled to the gate of ESDprotection NMOSPMOS device under ESD-stress condition, the snapback-trigger voltage of ESD-protection device can be reduced. Therefore, the lateral bipolar action in ESDprotection NMOSPMOS device can be earlier triggered on to bypass ESD current. Then, ESD voltage is clamped by the lower snapback holding voltage. Based on this concept, a capacitor-couple ESD protection circuit is proposed to effectively protect the thinner gate oxide of CMOS devices in deep-submicron low-voltage CMOS ASIC without process modification to save fabrication cost.
CHARACTERISTICS OF CMOS 1CAPACITOR-COUPLE ESD PROTECTION CIRCUIT DEVICES FOR ESD PROTECTION
A. Circuit Configuration
The capacitor-couple ESD protection circuit for input pad to ensure uniform ESD current flow, as well as, to lower snapback-trigger voltage of ESD-protection devices is shown
The operating region of gate-grounded NMOS device for ESD protection is in its snapback region [18] . ESD failure threshold of MOS device was found to be strongly correlated to the snapback voltage of parasitic lateral bipolar action in Fig. 6 . In Fig. 6 , there is a thin-oxide PMOS (NMOS) device Mpl (Mnl) arranged between input pad and VDD (VSS). gate of Mpl (Mnl) to help Mpl (Mnl) device into its snapback region with lower snapback-trigger voltage. The four modes of ESD stress are one-by-one protected by this capacitor-couple ESD protection circuit to avoid the unexpected ESD damage in intem,al circuits.
B. Operating Principles
In normal CMOS operating condition with V~D and VSS power supplies, the high (low) voltage level of input signal is clamped by Dpl (Dnl) to about VO0 + 0.6 V (VSS -0.6 V).
Because the gate of Mpl (Mnl) is connected to VDD(VSS) through resistor Rp(R,), Mpl (Mnl) is always kept off during normal operations of CMOS IC's. Thus, the capacitor-couple ESD protection circuit is inactive as CMOS IC is in normal operating condition, as well as the voltage level of input signal can be clamped between VDD + 0.6 V and VSS -0.6 V.
In ES:D-stress condition, there are four modes of ESD stress on a pad as those shown in Fig. 1 . As PS-mode ESD stress As NS-mode (PD-mode) ESD stress occurs on the input pad, diode Dnl (Dpl) is forward biased to bypass ESD current. The negative (positive) ESD voltage on the input pad will be clamped to about -0.6 V (+0.6 V), so the internal circuits can be protected against ESD damage. Diode under forward-biased condition can sustain very high ESD stress.
As ND-mode ESD stress occurs on the input pad with relatively grounded VDD, negative ESD-transient voltage is coupled to the gate of Mpl through capacitor C,. This coupled voltage on the gate of Mpl leads to lower snapback-trigger voltage to avoid overstress across the gate oxide of input stage. With lower snapback-trigger voltage, Mpl can be quickly triggered into its snapback region to bypass ESD current and clamp the negative ESD voltage to its snapback holding voltage. Suitable C, (R,) to couple (sustain) gate voltage for lowering snapback-trigger voltage of Mpl can be easily designed with consideration on device dimension of Mpl.
The four modes of ESD stress on the input pad are one-byone protected by the capacitor-couple Mnl, diode Dnl, diode Dpl, and capacitor-couple Mpl, respectively. The magnitude and holding time of coupled voltage on the gate of Mnl (Mpl) can be adjusted by C, and R, (C, and R,) to make ESD-protection device active only in ESD-stress condition but inactive in normal operating condition of CMOS IC's. A design model has been developed in next section to calculate 
C. Realization of Capacitor-Couple ESD Protection Circuit
There are several ways to realize coupling capacitor and sustaining resistor in deep-submicron CMOS technology. The most efficient way to achieve this capacitor-couple effect without increasing total layout area to the pad has been shown in Fig. 7 . In Fig. 7 , it is a schematic cross-sectional view of this capacitor-couple ESD protection circuit, where the nsubstrate twin-well CMOS technology is used to demonstrate device structure. This capacitor-couple ESD protection circuit can be realized in any CMOS or IBiCMOS technologies with p-well, n-well, or twin-well structure in p-type or ntype substrate. To achieve the capacitor-couple effect without increasing extra layout area to the pad, C, and C, are realized by inserting the poly layer right under the metal pad. R, and Rp are also realized by poly lines around the input pad. The capacitance of C, and C, can be adjusted by different overlap area between poly layer and metal pad. The resistance of R, and R, can be adjusted by different length of poly lines.
A practical layout example in a 0.5 pm 3-V CMOS SRAM process is shown in Fig. 8 with device dimension of W / L = 500/1.0 (pm) for both Mnl and Mpl. In 
Iv. DESIGN MODEL OF CAPACITOR-COUPLE TECHNIQUE
A design model is developed in ttis section to determine adequate coupling capacitance and sustaining resistance for the capacitor-couple ESD protection circuit, which is triggered on in ESD-stress condition but kept off in normal operating condition of CMOS IC's. Time (ns) Fig. 9 . breakdown for model derivation.
A. Design Model of Capacitor-Couple ESD Protection Circuit
Input waveform to simulate ESD-transient voltage before gate-oxide SRAM process is only 90 A, such thinner gate oxide could be ruptured if a voltage above 10 V is across it. So, the peak voltage V, in model derivation is set to 10 V. A normal input signal is also shown in Fig. 9 with peak voltage of 3 V and rise time of 10 ns to simulate normal input signal on the input pad. The capacitor-couple effect should be designed to trigger on the ESD-protection NMOSPMOS when the pad is under ESD stress. But, the ESD-protection NMOSPMOS should not be triggered on by any normal input signal when the pad is under normal operation of CMOS IC's. For simplicity, the capacitor-couple effect on ESD-protection NMOS and PMOS is separately considered in model derivation. The model formulation on half of capacitor-couple ESD protection circuit with Mnl device is described in the following. The second step is to find the large-signal equivalent circuit of the capacitor-couple ESD protection circuit. The largesignal equivalent circuit of MOSFET with drain current and five parasitic capacitors is used in model derivation [21] .
The resultant large-signal equivalent circuits of the capacitorcouple ES'D-protection NMOS under above three different operating regions are summarized in Fig. 10 . With suitable linearization on parasitic capacitors of MOSFET [211 (which is estimateld as the average value over its operating region), each large-signal equivalent circuit of Fig. 10 can be treated as a linear circuit. The third step is to solve the coupled gate voltage in time domain. The solved V,,(t) corresponding to different operating regions can be expressed as as NMOS is in saturation region and t < tr as NMOS is in saturation region but t 2 tr where R, is the sustaining resistance; V,, is the threshold voltage of NMOS; (7%" is the total gate-drain capacitance of NMOS in ofs region, which includes C, ;
CfkT is the total gate-drain capacitance of NMOS in saturation region, which includes C, ; ( 2 ; : " is the total gate-source capacitance of NMOS in ofs region; C;sT is the total gate-source capacitance of NMOS in saturation region; The capacitance used in (1)-(3) is summarized in Table I .
The coupled gate voltage V,,(t) in time domain calculated by above derived equations is shown in Fig. 11 , which is triggered by a 10-V ramp voltage with rise time of 10 ns. The device dimension of ESD-protection NMOS in Fig. 11 is 500/1.0 (pm). The coupling capacitance C, is 50 fF, and the sustaining resistor R, is 84 KR. V,, is 0.635 V in the 0.5 pm 3 V CMOS S U M process. As seen in Fig. 11 , the coupled gate voltage first rises up due to the 10 V ramp voltage applied to the input pad. This V,,(t) will reach its maximum Wn is the channel width of NMOS.
value V,,, on the time when the input ramp voltage reaches its peak value of 10 V. Larger C, will lead to higher V,,, on the gate of ESD-protection NMOS. Then, this coupled gate voltage is gradually discharged to 0 V through the resistor R,.
Based on above model formulation, the maximum coupled gate voltage can be obtained by calculating (2) at t = tr, which is expressed as v,,, =R,.
The time tl when V,,(t) first rises up to reach V,,, as well as the time t z when V,,(t) falls below V,, again, are two important parameters in the design model. These two parameters are also indicated in Fig. 1 
All above equations are derived from capacitor-couple ESDprotection NMOS in PS-mode ESD-stress condition. Similar design model for the half ESD-protection circuit from input pad to VDD with PMOS device in the ND-mode ESD-stress condition can be also obtained, if adequate replacement is made in the derived equations.
B. Comparison Between Model Calculation and HSPICE Simulation
The EISD protection circuit should be turned on only when the circuit is under ESD stress. The dependence of C, and R, (C, and R p ) on the coupled gate voltage of ESDprotection NMOS (PMOS) can be calculated by the derived design model. The accuracy of this design model is verified by HSPICE simulation. Comparison between model-calculated and HSPICE-simulated re-
shown that larger C, and R, cause higher V,,, on the gate of ESD-protection NMOS. Overall relation between C , and R, under different NMOS turn-on couple ESD protection circuit. In the adequate design region of Fig. 15 , the ESD-protection NMOS is not triggered on by the normal 3 V input signal, but it can be triggered on by the 10 V 10 ns ramp voltage under turn-on time from 50 to 200 ns. The adequate design region for R, and C, in Fig. 15 Coupling Capacitance, Cn (pF) Comparison between model-calculated and HSPICE-simulated reconsidered in equations (1)- (7). The sensitivity of t r on the design of R, and C, is analyzed in Fig. 16 , where the NMOS turn-on time is kept as a constant of 100 ns. The peak voltage of ESD-simulated input voltage is still kept as 10 V, but its rise time is separately calculated with 1, 5, and 10 ns. In Fig. 16 , it is shown that the variation between different curves due to different rise time of input ramp voltage is below 5%. Hence, the adequate design region in Fig. 15 for R, and C, is almost suitable for this capacitor-couple ESD protection circuit to protect both Human-Body-Model ESD stress (with rise time of 5-10 ns) and Machine-Model ESD stress (with rise time of 1-2 ns). Companson between model-calculated and HSPICE-simulated re-
The dependence of PMOS turn-on time on coupling capacitance C, and sustaining resistance R, is also calculated by the design model and compared with HSPZCE-simulated results in Figs. 17 and 18 , respectively. The effect of C, and Rp on the PMOS turn-on time is similar to that of C, and R, on the NMOS turn-on time. The adequate design region and undesired design region about R, and C, for ESD-protection PMOS to accurately operate in CMOS IC's is shown in Fig. 19 with comparison to HSPZCE-simulated results. The adequate design region for Rp and C, in Fig. 19 is also located around the smaller-value region, so R, and C, for ESD-protection 
V. EXPERIMENTAL RESULTS
Based on the design model of capacitor-couple ESD protection circuit, one set of test circuits with different device dimensions has been designed and fabricated in a 0.5 pm 3 V CMOS SlWM process. A microphotograph of the fabricated capacitor-couple ESD protection circuit is shown in Fig. 20 , which is corresponding to the layout of Fig. 8 . The test chip is assembled in IC package for ESD testing and for verification of capacit or-couple efficiency.
A. VeriJication of Capacitor-Couple Eficiency
To verify this capacitor-couple effect, an NMOS device with W / L = 20/1.0 (pm) is also on-chip designed with its gate A microphotograph of the fabricated capacitor-couple ESD protecconnected to the gate of ESD-protection NMOS to monitor the coupled gate voltage. The setup to measure this capacitorcouple efficiency is shown in Fig. 21 Rext. Thus, the voltage at node ''2" will be pulled down from 5 V synchronously when the input voltage pulse is applied.
A typical measured result is shown in Fig. 22 , where an input pulse with rising peak of 8. turn-on time increases as the magnitude of input voltage increases. The coupling capacitance and sustaining resistance in the test circuit are 0.14 pF and 140 KO, respectively, for both capacitor-couple NMOS and PMOS. In Fig. 25 , the measured itum-on time of PMOS is longer than that of NMOS with the same trigger voltage on input pad. For symmetrical performance of ESD protection, the coupling capacitance and sustaining resistance have to be better designed with equal turn-on tirne in the ESD-protection NMOS and PMOS. The experimental results shown here is just to demonstrate the fundamental function of coupling capacitance and sustaining resistance in the capacitor-couple ESD protection circuit. For practical applications in different submicron or deepsubmicron CMOS technologies, C, (C,) and R, (R,) have to be adequately adjusted to meet the required turn-on time of ESD-protection device during ESD transition.
B. ESD Gsting Results
Two well-known industrial standards of ESD testing, Human-J?ody-Model (HBM, MIL-STD-833C method 3015.7) and Machine-Model (MM, EIAJ-IC-121 method 20), are used to find the ESD failure threshold of the fabricated capacitor-couple ESD protection circuit in the four-mode ESDstress conditions. The failure criterion is defined as the ESD voltage to cause input leakage current above 1 pA under 5-V VDD and 0-V Vss biases. ESD testing results (the ESD-pass voltage) of the fabricated test circuits with different device dimensions are listed in Table I1 (for HBM ESD testing) and Table I11 (for MM ESD testing), which are tested by the ESD tester HANWA HED-S5000 (produced in Japan). Without large device dimension but with lower trigger voltage to protect the thinner gate oxide, the capacitor-couple ESD protection circuit can pass the commercial specification of 2 KV HBM and 200 V MM ESD voltage. It is also found that the ESD-pass voltage is almost linearly increased as the channel width is increased either in HBM or MM ESD. In Table 11 , the Fig. 26 . EMMI photograph of ESD-damaged hot spots among the multiple fingers of (a) capacitor-couple ESD-protection PMOS after ND-mode ESD stress and (b) capacitor-couple ESD-protection NMOS after PS-mode ESD stress.
shorter channel length of ESD-protection NMOS obviously performs a higher ESD-pass voltage under the PS-mode HBM ESD testing, because the shorter channel length leads to a higher current gain in the parasitic lateral bipolar action of ESD-protection NMOS device. This gives us a reference to choose suitable device dimension for practical applications.
C. Failure Analysis
The uniform current distribution in ESD protection devices was verified by using photon-emission microscopy (EMMI). Fig. 26 shows EMMI analysis of the capacitor-couple ESD protection circuit after ESD stress. Fig. 26(a) presents the damaged hot spots on the capacitor-couple ESD-protection PMOS, which had been damaged by HBM ESD in the ND-mode condition. The damage on capacitor-couple ESDprotection NMOS due to PS-mode HBM ESD stress is shown in Fig. 26(b) . The device dimensions (W/L) of ESDprotection NMOS and PMOS in Fig. 26 are both 500/1.0 (pm). In Fig. 26 , all the five fingers of ESD-protection PMOS (NMOS) are uniformly turned on and damaged by the NDmode (PS-mode) ESD voltage, This verifies the uniform turn-on characteristics of the capacitor-couple ESD protection circuit. SYSTEMS, VOL. 4, NO. 3, SEPTEMBER 1996 VI. CONCLUSION A capacitor-couple ESD protection circuit has been successful designed, fabricated, and verified in a 0.5-pm 3-V CMOS technology. Through capacitor-couple design, the PS-mode (ND-mode) ESD-transient voltage is coupled to the gate of ESD-protection NMOS (PMOS) to lower its snapback-trigger voltage, as well as to earlier trigger on the parasitic lateral bipolar action in the MOS device to bypass ESD current. The PD-mode (NS-mode) ESD voltage is clamped by the parasitic diode Dpl (Dnl) in the ESD-protection PMOS (NMOS). Thus, the thinner gate oxide in deep-submicron low-voltage CMOS technology can be effectively protected. With the poly layer inserting under the metal pad to realize the coupling capacitance and the poly lines extending around the pad to realize the sustaining resistance, a small layout area of the capacitor-couple ESD protection circuit has been demonstrated without increasing extra layout area to the IC chip. A timingoriginal design model has been also derived to calculate the capacitor-couple efficiency for the capacitor-couple ESD protection circuit without trial-and-error HSPICE simulation. Experimental results have verified that this capacitor-coupl'e technique can offer more effective ESD protection for the thinner gate oxide. Not only to ensure uniform ESD current distribution among the multiple fingers of ESD-protection devices but also to earlier trigger on the ESD-protection devices to bypass ESD current, the ESD-pass voltage is found to be higher than 2 KV and 200 V in HBM and MM ESD testing, respectively. The ESD-pass voltage is linearly increased as the device dimension of ESD-protection NMOSPMOS is increased. The proposed capacitor-couple ESD protection circuit is very suitable for deep-submicron low-voltage CMOS ASIC in the high-pin-count or the padlimited application to save silicon cost. This capacitor-couple technique can be also applied to the CMOS output buffer to improve ESD robustness of the output pad.
320
IEEE TRANSACTIONS ON VERY LARGE SCALE INIXGRATION (VLSI)
